This paper resolves two issues regarding diagnosis of tunneling opens: efJicient screening and accurate localization. In the first part, a test pattern selection and sorting algorithm is presented. It is shown that the presented algorithm saves I D D p ( t ) test time without impacting on its effectiveness. The second part of this paper presents a locating algorithm which combines both VLV and IDDQ(t) test results. This technique is shown to be able to accurately locate the tunneling opens with higher resolution than a commercial single stuck-at fault diagnosis tool.
Introduction
A tunneling open is a very thin layer of oxide located in a.via or a contact. The tunneling open is so thin that it allows electrons or holes to tunnel through it [Li 001 . Diagnosis of tunneling opens is important to improve the process problems and hence increase the yield. ( In this paper, the term "diagnosis" includes both identifying the defective chips as well as locating the defects within the chips.) However, chips with tunneling opens are difficult to identify because they pass thorough at-speed tests at nominal voltage. Furthermore, once we identify a tunneling open suspect chip, it is also difficult to perform failure analysis because the tunneling open is small and hidden. This paper provides solutions for these diagnosis issues: 1. how to efficiently identify chips with tunneling opens and 2. how to accurately locate tunneling opens within chips. Figure 1 illustrates the diagnosis flow of tunneling opens. Those chips that failed Very-lowvoltage (VLV) testing are further tested by l~~@ ( t ) testing which is defined as taking multiple continuous IDDQ measurements in a single pause. The first portion of this paper aims at efficient screening for tunneling opens. Since IDDQ(t) testing is a time consuming test, short test patterns that detect the tunneling opens as soon as possible are needed.
Instead of building an ATPG tool to generate test patterns, a simple but efficient test pattern selection and sorting algorithm is presented. Just as an IDDQ pattern selector selects test pattern for IDDQ testing [Mao 921 , the presented Ir)DQ(t) pattern selector selects (and sorts) test pattern for IDDQ(t) testing. This selector takes any available test patterns generated by the designers or by ATPG tools. It adopts a "greedy" algorithm which sorts test patterns to maximize the probability of detecting tunneling opens as early as possible. The presented IDDQ(t) pattern selector is economic both in terms of test pattern selection process as well as test time.
After identifying the tunneling open suspects, the second issue is to locate the tunneling opens. (In this paper, we assume that tunneling opens are caused by random defects. They do not occur in every via or contact.) Traditionally, people use single stuck-at fault (SSF) [Thibeault 971 . These fault models are not accurate for tunneling opens.
So far, there is no diagnosis algorithm that is suitable for locating a tunneling open.
In this paper, a two-step algorithm is presented for locating the tunneling opens with high resolution. The first step uses VLV test results to generate a small initial culprit list. The second step further reduces the number of culprits by utilizing the IDDQ(t) drift over time information. It will be shown that the presented algorithm gives correct results with higher resolution than a commercial single stuck-at fault diagnosis tool. A diagnosis is correct if the actual defect location is included in the reported culprit list. A diagnosis has high resolution if the number of the reported culprits is small. This paper is organized as follows. The second section shows two example circuits and defines the terminology. The third section describes the test pattern selection and sorting algorithm. The fourth section describes the locating algorithm. In both Sections 3 and 4, simulation and experimental results are shown to validate the presented algorithm. Then the fifth section summarizes this paper. 
Examples and Definitions

An Inverter Example
Definitions
Some terms are defined here to facilitate further discussions. Pseudo transition fault test patterns are defined as test patterns that detect transition faults (slow-to-rise or slow-to-fall). The fault effect, in analogy to pseudo stuck-at fault test patterns, does not have to propagate to the primary outputs to be observed. The fault effect, however, can be observed by IDDQ(t) testing. A pseudo transition fault test pattern pair, denoted as ( p l , p2), is made up of two patterns. The first pattern, p l , initializes the state and the second pattern, p2, launches a transition. Pseudo transition fault coverage is defined as the number of transition faults which are detected by a set of pseudo transition fault test patterns over the number of total transition faults. A pseudo transition fuult dictionary is a lookup table which specifies the pseudo transition fault test patterns and the transition faults they detect. Table 1 shows a pseudo transition fault dictionary for the circuit in Figure 3 . Every row represents a test pattern pair. For example, the first test pattern pair launches a falling transition at input A. Whether or not this transition fault propagates to the primary outputs, this test pattern is a valid pseudo transition fault test pattern. This pattern pair detects A slow-to-fall and Z slow-to-rise faults. These two columns, test patterns and their detected faults, constitute the pseudo transition fault dictionary.
An NAND Gate Example
Table 1. Pseudo transition fault dictionary
Test pattern
There is an additional column showing the tunneling open defects that can be detected. For example, the first test pattern pair can detect five defects: d3,d7,dlO,d12 and d14. It can be observed that, these four pseudo transition fault test patterns detect all transition faults in a NAND gate, they also detect all the tunneling opens. That is, 100% pseudo transition fault coverage of a NAND gate guarantees to detect all tunneling opens in it.
Test Pattern Selection and Sorting
In IDDQ(t) testing, the test time is proportional to the number of pauses needed (each pause consists of multiple continuous IDDQ measurements). The test length of an IDDQ(t) testing is defined as the number of pauses needed. In this section, a test pattern selection algorithm is presented. Section 3.1 describes the algorithm. Section 3.2 and 3.3 shows simulation and experimental results respectively.
Algorithm
An initial fault list F is set to be all the transition faults in the circuit. The initial pattern list P is the collection of pattern pairs of every two neighboring test patterns. For example, if the original test pattern sequence is (p1,p2,p 3...pn}, then {p1,p2} is the first pattern pair and { p2,p3} is the second pattern pair, etc.
The first step is to run a customized fault simulation to build a pseudo transition fault dictionary for every pattern pair in P. Based on this dictionary, the second step selects a pattern pair that detects the most transition faults. The third step updates the fault list F by deleting the detected faults. The pattern list P is also updated by deleting those pattern pairs that do not detect any undetected faults in F. If both F and P are not empty, the algorithm goes back to the second step. Otherwise it stops and the selected pattern pairs are reported (in the selection order). This algorithm maximizes the possibility to detect transition faults and hence maximizes the possibility to detect tunneling opens. Because the selected patterns have the same pseudo transition fault coverage as the original patterns, the selected patterns have the same effectiveness as the original ones.
In the case of combinational circuits, the selected test patterns can be applied in the sorted order. In the case of sequential circuits, the test patterns (assumed to be sequential patterns, not scan patterns) have to be applied in the original order.
However, IDDQ(t) measurements are necessary only for those selected patterns.
Simulation Results
To prove the effectiveness of the pattern selection and sorting algorithm, a computer simulation is performed. Table 2 shows two circuits used in this simulation. They are also used in the Murphy chips. The first circuit is a six-bit squarer. It has 313 test patterns which are originally generated by an academic ATPG tool which detects every single stuck-at fault 15 times. If no pattern selection is performed, it would require pauses at all 313 patterns to make IDDQ(t) measurements. After selection, only 5 1 test patterns were selected. The test length is reduced by 83.7% while the same pseudo transition fault coverage is preserved. For the other circuit (m12, a multiplier), the algorithm also reduced the test length by 82.8%. 
Locating the Tunneling Open
The second portion of this paper addresses locating tunneling opens within the circuits. Section 4.1 first describes the algorithm. Section 4.2 and 4.3 show simulation and experimental results.
Notice that this localization technique is based on gates, not faults. From Table 1 , it is observed that some defects can be modeled as more than one transition faults (e.g., d14 can be modeled as Zf and Zr). Therefore, this technique reports results in terms of gates instead of faults.
Two-step Localization Algorithm
Step 1 -Culprit List Generation
The first step utilizes the Boolean test results collected from the VLV testing. Traditionally, SSF diagnosis tools are used to diagnose Boolean failures. However, circuits with opens have sequential faulty behavior [Soden 891 which can confuse the SSF number of innocent gates.
To understand the effect of the above problem, a computer simulation is performed. Table 4 shows the simulation results. The same Murphy circuits as section 3.2 are used again. The first circuit, 6sq, has 651 gates. The second circuit, m12, has 1677 gates. The test patterns applied are the same as that is used in section 3.
Six representative tunneling opens are injected by tunneling opens injected in a NOR gate in the 6sq
circuit. These three tunneling opens locate in the Same 
Experimental Results
IDDQ(t) testing is performed on five of the Murphy CUTs (circuits under test) that are suspected to have tunneling opens. They are either 6sq or m12. In the IDoQ(t) experiment, after applying a specified test pattern, the tester paused and 20 continuous IDDQ measurements are taken. Every single measurement takes between 7 and 21ms. Every IDDQ measurement is last IDDQ measurement is smaller than the first IDDQ measurement by a1 least 10% and the difference is greater than 3pA, this test pattern is claimed to have IDDQ(t) drift over time. (The IDDQ(t) values of a good CUT remain low and constant below 3yA).
Both the Original and sorted test patterns are applied in this experiment. Table 3 shows the first pattern that detects IDDQ(t) drift over time. Assuming over time is detected, then these numbers represent the test time needed. Take the first CUT for example, if all second pattern is the first one to detect IDDQ(t) drift three tunneling opens injected in a two-input AND gate in the m12 circuit. A fault simulation is performed to produce the faulty behavior of these faulty circuits. The first column of Table 4 shows the numbers of culprit gates reported by a commercial SSF diagnosis tool. A culprit gate is the gate that contains the diagnosed fault. Although SSF diagnosis tool is correct in all six cases, the numbers of culprit gates are large (i.e. low resolution). The second column will be used in section 4.2 later.
Step 2 -Culprit List Reduction To solve the above resolution problem, IDDQ(t) drift over time information is used to reduce the number of culprits. From Table 1 , we know that IDDQ(t) is observed when the defective NAND gate is tested by pseudo transition test patterns. However, we do not know which pair it is because we do not know the defect location.
The conclusion is that the necessary condition for IDDQ(t) drift to occur is that the defective gate is tested by one pair of the pseudo transition test patterns.
Before we go into the details of the algorithm, three example cases are discussed in Table 5 . Suppose five test patterns (Pi -Ps) are applied in sequence and IDDQ(t) are measured after every pattern. Assume that IDDQ(t) drift over time is observed after applying patterns P2 , P4 and P5. For patterns PI and P3, their IDDQ(t) values remain low and constant (i.e., no drift). Every row represents a gate G. Letter D in column P, row G denotes that at least one fault of gate G is detected by a pseudo transition fault test pattern pair ( P,-,, P,). Letter ND denotes that none of the faults in gate G is detected by the pseudo transition fault test pattern pair [ Pn.i, P,). A dash means don't care (either D or ND).
In the first case, the culprit gate 1 is among one of the initial culprits reported by the step 1. Gate 1 was detected by three pattern pairs and they match the observed IDDQ(t) drifts. Gate 1 is called a single culprit gate (SCG) which is defined as a single gate that can explain all the IDDQ(t) drifts. In the second case, gate 2 and 3 are both reported by step 1. Although gate 2 or 3 alone does not match the IDDQ(t) drifts, the combination of them does. Therefore, gate 2 and 3 are called a pair of multiple culprit gates (MCG) . In case 3, suppose gate 4 and gate 5 are the only two gates reported by step 1. However, they can not explain all IDDQ(t) drifts. In this case, gate 4 and gate5 are only a portion of multiple culprit gates. Some warning message will be given saying that there should be some other undiagnosed faulty gates in additional to gates 4 and 5. The detailed algorithm of step 2 is as follows, 
Simulation Results
To compare with the commercial SSF diagnosis tool, the presented two-step algorithm is performed on the same six faulty circuits as in section 4.1. The IDDQ(t) test results are produced by computer simulations. The second column shows the numbers of culprit gates. The numbers are much smaller than the commercial SSF diagnosis tool gives. In all six cases, the presented algorithm gives single culprit gate (SCG) results and the injected faulty gate are located correctly. This shows that the presented algorithm successfully enhance the diagnosis resolutions without loosing correctness. On the average, the presented algorithm reports 3.7 culprit gates. Compared with the commercial SSF diagnosis tool, the presented algorithm reduces 94% of the culprits. 
Experimental Results
To prove the effectiveness of presented two-step algorithm, experimental data are collected from the same five Murphy CUTs. For the VLV testing, all CUTs are tested at 1.7V which is about two times the transistor's threshold voltage.
The waiting time between applying the primary input and strobing the primary output is 1ps. The testing continues until the end without aborting on failures. Every failing output is recorded.
For IDDQ(t) testing, experiment is performed in the same way as described in Section 3.3 except that IDDQ(t) data are measured for every test pattern to maximize the amount of information (i.e. no selection). Table 6 compares the numbers of culprit gates obtained from the commercial SSF diagnosis tool with our presented algorithm. In the first two cases, the presented algorithm shows incomplete multiple culprit gates. This indicates that there are still some culprit gates undiagnosed by step 1. In the other cases, single culprit gates are reported. The presented algorithm reduces the number of culprits by 67% on the average. 
Summary
This paper provides solutions to two diagnosis issues of tunneling opens. In the first part of this paper, a test pattern selection and sorting algorithm is presented. This algorithm selects (and sorts) pseudo transition fault test patterns to efficiently identify tunneling open chips. Table 2 shows that the selected patterns are approximately 80% shorter than the original ones.
The experimental results are summarized in the left portion of Table 7 .
In the second part of this paper, a two-step algorithm is presented to locate the tunneling opens. The first step uses VLV testing results to generates a small initial culprit list. The second step further reduces the number of culprits by using IDDQ(t) drifts over time information. Experimental results show that the presented algorithm gives only one third as many culprit gates as a commercial SSF diagnosis tool. The results are summarized in right part of Table 7 .
